SN5475, SN5477, SN54LS75, SN54LS77 SN7475, SN74LS75 4-BIT BISTABLE LATCHES SDLS120 – MARCH 1974 – REVISED MARCH 1988

FUNCTION TABLE (each latch)

| INP | UTS | ουτι | PUTS |
|-----|-----|----------------|------------|
| D | С | ٩ | ā |
| L | Н | L | н |
| н | н | н | L |
| x | L | Q ₀ | <u>o</u> o |

H = high level, L = low level, X = irrelevant


 Q_0 = the level of Q before the high-to-low transition of G


description

These latches are ideally suited for use as temporary storage for binary information between processing units and input/output or indicator units. Information present at a data (D) input is transferred to the Q output when the enable (C) is high and the Q output will follow the data input as long as the enable remains high. When the enable goes low, the information (that was present at the data input at the time the transition occurred) is retained at the Q output until the enable is permitted to go high.

The '75 and 'LS75 feature complementary Q and \overline{Q} outputs from a 4-bit latch, and are available in various 16-pin packages. For higher component density applications, the '77 and 'LS77 4-bit latches are available in 14-pin flat packages.

These circuits are completely compatible with all popular TTL families. All inputs are diode-clamped to minimize transmission-line effects and simplify system design. Series 54 and 54LS devices are characterized for operation over the full military temperature range of -55 °C to 125 °C; Series 74, and 74LS devices are characterized for operation from 0°C to 70 °C.






| 2D 🗋 2 | 13 20 |
|--------------|---------------|
| 3C, 4C 🖾 3 | 12 1C, 2C |
| Vcc ⊡₄ | |
| 3D 🗍 5 | 10 NC |
| 4D ☐6 | 9 0 30 |
| | 8 40 |
| | |

NC - No internal connection

logic symbols[†]



[†]These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage, VCC (See Note 1) | | 7 V |
|---------------------------------------|-------|-----------------|
| | | |
| | | |
| Interemitter voltage (see Note 2) | | 5.5 V |
| Operating free-air temperature range: | SN54' | - 55°C to 125°C |
| | SN74' | 0° C to 70°C |
| Storage temperature range | | -65°C to 150°C |

NOTES: 1. Voltage values are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple-emitter input transistor and is not applicable to the 'LS75 and 'LS77.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SN5475, SN5477, SN54LS75, SN54LS77 SN7475, SN74LS75 4-BIT BISTABLE LATCHES

SDLS120 - MARCH 1974 - REVISED MARCH 1988

logic diagrams (each latch) (positive logic)





recommended operating conditions

| | SN54 | SN5475, SN5477 | | | SN7475 | | | |
|------------------------------------|------|----------------|------|------|--------|------|------|--|
| | MIN | NOM | MAX | MIN | NOM | MAX | UNIT | |
| Supply voltage, V _{CC} | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | V | |
| High-level output current, IOH | | | -400 | | | -400 | μA | |
| Low-level output current, IOL | | | 16 | | | 16 | mA | |
| Width of enabling pulse, tw | 20 | | | 20 | | | ns | |
| Setup time, t _{su} | 20 | | | 20 | | | ns | |
| Hold time, th | 5 | | | 5 | | | ns | |
| Operating free-air temperature, TA | -55 | | 125 | 0 | | 70 | °C | |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| | PARAMETER | | TEST CO | NDITIONST | MIN | TYP‡ | MAX | UNIT |
|-----------------|--|--|--|---|-----|------|-----------|------|
| VIH | High-level input voltage | | | | 2 | | | V |
| VIL | Low-level input voltage | | | | 1 | | 0.8 | V |
| VIK | Input clamp voltage | · / // · · · · · · · · · · · · · · · · | V _{CC} = MIN, | l _l = -12 mA | | | -1.5 | V |
| V _{OH} | DH High-level output voltage | | V _{CC} = MIN, V _{IL} = 0.8 V, | V _{IH} = 2 V, I _{OH} = -400 μA | 2.4 | 3.4 | | v |
| VOL | L Low-level output voltage | | V _{CC} = MIN, V _{IL} = 0.8 V, | V _{IH} = 2 V, I _{OL} = 16 mA | | 0.2 | 0.4 | v |
| 4 | Input current at maximum input voltage | voltage | | V ₁ = 5.5 V | | | 1 | mA |
| Чн | High-level input current | D input C input | V _{CC} = MAX, | V _{CC} = MAX, V _I = 2.4 V | | | 80 160 | μA |
| | | D input | | | | | -3.2 | |
| ηL | Low-level input current | C input | V _{CC} = MAX, | V ₁ = 0.4 V | | | -6.4 | mA |
| | | | V _{CC} = MAX | SN54' | -20 | | -57 | |
| los | Short-circuit output current 8 | Short-circuit output current § | | SN74' | -18 | | -57 | mA |
| | Current and the second se | | V _{CC} = MAX, | SN54' | | 32 | 46 | mA |
| 1CC | Supply current | | See Note 3 | SN74' | | 32 | 53 | |

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

[§]Not more than one output should be shorted at a time.

NOTE 3: ICC is tested with all inputs grounded and all outputs open.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | TEST CONDITIONS | MIN | ТҮР | MAX | UNIT |
|-------------------|------------------|----------------|--------------------------|-----|-----|-----|------|
| ^t PLH | | | | | 16 | 30 | |
| ^t PHL | D | Q | 0 15-5 | | 14 | 25 | ns |
| tPLH¶ | D | ā | | | 24 | 40 | ns |
| tPHL¶ | U | u u | $C_{L} = 15 \text{pF},$ | | 7 | 15 | 113 |
| ^t PLH | 0 | Q | RL = 400 Ω, | | 16 | 30 | ns |
| ^t PHL | C Q See Figure 1 | | 7 | 15 | | | |
| tPLH¶ | С | ā | | | 16 | 30 | ns |
| ^t ₽HL¶ | | | | 7 | 15 | 115 | |

 $t_{PLH} \equiv$ propagation delay time, low-to-high-level output $t_{PHL} \equiv$ propagation delay time, high-to-low-level output

These parameters are not applicable for the SN5477.



SN5475, SN5477, SN54LS75, SN54LS77 SN7475, SN74LS75 4-BIT BISTABLE LATCHES

SDLS120 - MARCH 1974 - REVISED MARCH 1988

recommended operating conditions

| · · · · · · · · · · · · · · · · · · · | | SN54LS75 SN54LS77 | | | SN74LS75 | | |
|---------------------------------------|-----|----------------------|------|------|----------|------|----|
| | MIN | NOM | MAX | MIN | NOM | MAX | |
| Supply voltage, V _{CC} | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | V |
| High-level output current, IOH | | | -400 | | | -400 | μA |
| Low-level output current, IOL | | | 4 | | | 8 | mA |
| Width of enabling pulse, tw | 20 | | | 20 | | | ns |
| Setup time, t _{su} | 20 | | | 20 | | | ns |
| Hold time, th | 5 | | | 5 | | | ns |
| Operating free-air temperature, TA | -55 | | 125 | 0 | | 70 | °C |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| | PARAMETER TEST CONDITIONS [†] | | | N54LS7 N54LS7 | | s | 75 | | | | |
|-----|--|---|---|------------------|-----|------|------|-----|------------------|------|------|
| | | | | | MIN | TYP‡ | MAX | MIN | TYP [‡] | MAX | |
| VIH | High-level input voltage | | | | 2 | | | 2 | | | V |
| VIL | Low-level input voltage | | | | | | 0.7 | | | 0.8 | V |
| VIK | Input clamp voltage | V _{CC} = MIN, | l _l = -18 mA | | | | -1.5 | | | -1.5 | V |
| VOH | High-level output voltage | $V_{CC} = MIN, V_{IH} = 2 V,$ $V_{IL} = V_{IL} max, I_{OH} = -400 \ \mu A$ | | | 2.5 | 3.5 | | 2.7 | 3.5 | | v |
| | | V _{CC} = MIN, | VIH = 2 V, | 10L = 4 mA | | 0.25 | 0.4 | | 0.25 | 0.4 | |
| VOL | Low-level output voltage | vel output voltage VIL = VIL max | | IOL = 8 mA | | | | | 0.35 | 0.5 | |
| | Input current at | |)/ _ 7)/ | D input | | | 0.1 | | | 0.1 | - mA |
| 4 | maximum input voltage | V _{CC} = MAX, | V1 = 7 V | C input | | | 0.4 | | | 0.4 | |
| | | | CC = MAX, V ₁ = 2.7 V D input C input | D input | | | 20 | | | 20 | μA |
| ЧН | High-level input current | VCC = MAX, | | C input | | | 80 | | | 80 | |
| | | | V _I = 0.4 V D input C input | D input | | | -0.4 | I | | -0.4 | mA |
| ΠL | Low-level input current | V _{CC} = MAX, V | | C input | | | -1.6 | | | -1.6 | 1 |
| los | Short-circuit output current § | V _{CC} = MAX | | | -20 | | -100 | 20 | | -100 | mA |
| | | | See Note 2 | 'LS75 | | 6.3 | 12 | | 6.3 | 12 | mA |
| 100 | Supply current | V _{CC} = MAX, | See Note 2 | 'LS77 | T | 6.9 | 13 | | | | |

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡]All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second NOTE 2: ICC is tested with all inputs grounded and all outputs open.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

| | FROM | то | | Τ | 'LS75 | | | 'LS77 | | UNIT | |
|------------|---------|----------|--|-------------------------|-------|-----|-----|-------|-----|------|--|
| PARAMETER¶ | (INPUT) | (OUTPUT) | TEST CONDITIONS | MIN | ТҮР | MAX | MIN | түр | MAX | | |
| tPLH | | | | | 15 | 27 | | 11 | 19 | ns | |
| tPHL | D | Q | | | 9 | 17 | | 9 | 17 | 113 | |
| тргн | | | | | 12 | 20 | | | | ns | |
| tPHL | D | ā | a | C _L = 15 pF, | | 7 | 15 | | | | |
| tPLH | | | R _L = 2 kΩ, See Figure 1 | | 15 | 27 | | 10 | 18 | ns | |
| tPHL | с | Q | | | 14 | 25 | | 10 | 18 | | |
| tPLH | | - | | | 16 | 30 | 1 | | | ns | |
| TPHL | с | ā | | | 7 | 15 | | | | | |

¶ tpLH = propagation delay time, low-to-high-level output

tpLH = propagation delay time, high-to-low-level output



switching characteristics[†] INPUTS OUTPUTS v_{cc} ā D С a RL PULSE D Q GENERATOR (See Note A) (See Note C) = 15 pF Cı С (See Note B) ā PULSE GENERATOR B $C_L = 15 \, pF$ (See Note A) (See Note B) TEST CIRCUIT 1 µs μs < 10 ns < 10 ns 3 V 90% 90% V_{ref} Vref D INPUT V_{ref} 10% 10% tsu 0 V h t_{su} < 10 ns th 10 ns 3 V 90% 90% C INPUT (See Vref ref Vref Vref 10% 10% Note D) 0 V 500 ns 500 ns ^tPLH TPHL tPH1 VOH Vref OUTPUT Q Vref VOL TPLH - Vон ^tPLH Vref Vref OUTPUT Q tPH VOL - TPHL

PARAMETER MEASUREMENT INFORMATION

VOLTAGE WAVEFORMS

[†]Complementary Q outputs are on the '75 and 'LS75 only.

- NOTES: A. The pulse generators have the following characteristics: Z_{out} ≈ 50 Ω; for pulse generator A, PRR ≤ 500 kHz; for pulse generator B, PRR ≤ 1 MHz. Positions of D and C input pulses are varied with respect to each other to verify setup times.
 B. C_L includes probe and jig capacitance.
 - C. All diodes are 1N3064 or equivalent.
 - D. When measuring propagation delay times from the D input, the corresponding C input must be held high.
 - E. For '75 and '77, $V_{ref} = 1.5 V$; for 'LS75 and 'LS77, $V_{ref} = 1.3 V$.

FIGURE 1

